Integrated Device Technology 2K x 36 x 2 Triple-Bus FIFO, 3.3V 72V3656L10PF8

Description
The 72V3656 is a 2K x 36 x 2 Triple Bus sync FIFO memory that is a 3.3V version of the 723656. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. This device can operate in the IDT Standard mode or First Word Fall Through mode. Two 72V3656 FIFO ’s can be combined with unidirectional FIFO ’s capable of First Word Fall Through timing (i.e. the SuperSync FIFO family) to form a depth expansion.
Datasheet
Description
The 72V3656 is a 2K x 36 x 2 Triple Bus sync FIFO memory that is a 3.3V version of the 723656. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. This device can operate in the IDT Standard mode or First Word Fall Through mode. Two 72V3656 FIFO ’s can be combined with unidirectional FIFO ’s capable of First Word Fall Through timing (i.e. the SuperSync FIFO family) to form a depth expansion.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 36 x 2 Triple-Bus FIFO, 3.3V - 72V3656L10PF8 - Integrated Device Technology
San Jose, CA, USA
2K x 36 x 2 Triple-Bus FIFO, 3.3V
72V3656L10PF8
2K x 36 x 2 Triple-Bus FIFO, 3.3V 72V3656L10PF8
The 72V3656 is a 2K x 36 x 2 Triple Bus sync FIFO memory that is a 3.3V version of the 723656. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. This device can operate in the IDT Standard mode or First Word Fall Through mode. Two 72V3656 FIFO ’s can be combined with unidirectional FIFO ’s capable of First Word Fall Through timing (i.e. the SuperSync FIFO family) to form a depth expansion.

The 72V3656 is a 2K x 36 x 2 Triple Bus sync FIFO memory that is a 3.3V version of the 723656. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. This device can operate in the IDT Standard mode or First Word Fall Through mode. Two 72V3656 FIFO ’s can be combined with unidirectional FIFO ’s capable of First Word Fall Through timing (i.e. the SuperSync FIFO family) to form a depth expansion.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V3656L10PF8
Product Name 2K x 36 x 2 Triple-Bus FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 144 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 2420767 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Operating Temperature -40 C (-40 F)
View Details
Memory - AS58LC1001 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category EEPROM; EEPROM
Access Time 250 to 300 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
Memories - Radiation hardened and high-reliability memories - Space Memories - 5962F2122202VYC - 5962F2122202VYC - Infineon Technologies AG
Specs
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 512000 kbits
Package Type CG-FP-68
View Details