Integrated Device Technology 512 x 36 x 2 SyncBiFIFO, 3.3V 72V3632L10PFG8

Description
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet
Description
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 36 x 2 SyncBiFIFO, 3.3V - 72V3632L10PFG8 - Integrated Device Technology
San Jose, CA, USA
512 x 36 x 2 SyncBiFIFO, 3.3V
72V3632L10PFG8
512 x 36 x 2 SyncBiFIFO, 3.3V 72V3632L10PFG8
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V3632L10PFG8
Product Name 512 x 36 x 2 SyncBiFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Logic - Logic - FIFOs Memory - CY7C425-20JCT - 916495-CY7C425-20JCT - Win Source Electronics
Specs
Memory Category FIFO
Operating Temperature 0 to 70 C (32 to 158 F)
Package Type PLCC; 32-PLCC (11.43x13.97)
View Details
2 suppliers
SDRAM - 2420768 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Operating Temperature -40 C (-40 F)
View Details
Memory - 256089-001 04 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers