Integrated Device Technology 512 x 36 x 2 SyncBiFIFO, 3.3V 72V3632L10PFG

Description
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet
Description
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 36 x 2 SyncBiFIFO, 3.3V - 72V3632L10PFG - Integrated Device Technology
San Jose, CA, USA
512 x 36 x 2 SyncBiFIFO, 3.3V
72V3632L10PFG
512 x 36 x 2 SyncBiFIFO, 3.3V 72V3632L10PFG
The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The 72V3632 is a 3.3V version of the 723632. Two independent 512 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V3632L10PFG
Product Name 512 x 36 x 2 SyncBiFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Controllers - DP8422VX-33 - Quarktwin Technology Ltd.
Specs
Operating Temperature 0 to 70 C (32 to 158 F)
Package Type 84-LCC (J-Lead)
Supply Voltage 4.5V ~ 5.5V
View Details
Memory - 27S185ALM/B - Quarktwin Technology Ltd.
Rochester Electronics
View Details
3 suppliers
Memory - 585600-007-00 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
Memory - MYX4DD3K256M16BG1 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DDR3
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 256000 kbits
View Details