Integrated Device Technology 256 x 36 x 2 SyncBiFIFO, 3.3V 72V3622L10PFG

Description
The 72V3622 is a 3.3V version of the 723622. Two independent 256 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet
Description
The 72V3622 is a 3.3V version of the 723622. Two independent 256 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
256 x 36 x 2 SyncBiFIFO, 3.3V - 72V3622L10PFG - Integrated Device Technology
San Jose, CA, USA
256 x 36 x 2 SyncBiFIFO, 3.3V
72V3622L10PFG
256 x 36 x 2 SyncBiFIFO, 3.3V 72V3622L10PFG
The 72V3622 is a 3.3V version of the 723622. Two independent 256 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The 72V3622 is a 3.3V version of the 723622. Two independent 256 x 36 dual-port SRAM FIFOs onboard each chip buffer data in opposite directions. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V3622L10PFG
Product Name 256 x 36 x 2 SyncBiFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 18 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 71256SA20TPGI - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 20 ns
Density 256 kbits
View Details
Memory - MYXxxSMS04GP32PB1-45/x - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category MRAM; STT-MRAM
Access Time 45 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details