Integrated Device Technology 64K x 9 SuperSync FIFO, 3.3V 72V281L20PF

Description
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
64K x 9 SuperSync FIFO, 3.3V - 72V281L20PF - Integrated Device Technology
San Jose, CA, USA
64K x 9 SuperSync FIFO, 3.3V
72V281L20PF
64K x 9 SuperSync FIFO, 3.3V 72V281L20PF
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V281L20PF
Product Name 64K x 9 SuperSync FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 50 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 512 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 10415FC10 - Quarktwin Technology Ltd.
Texas Instruments
Specs
Memory Category SRAM; SRAM Chip
Access Time 10 ns
Density 1 kbits
View Details
2 suppliers
Memory - A2C00045089 A - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
SDRAM - 2420777P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - AS8SLC512K32 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SRAM; SRAM Chip
Access Time 10 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details