Integrated Device Technology 64K x 9 SuperSync FIFO, 3.3V 72V281L10PFG8

Description
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
64K x 9 SuperSync FIFO, 3.3V - 72V281L10PFG8 - Integrated Device Technology
San Jose, CA, USA
64K x 9 SuperSync FIFO, 3.3V
72V281L10PFG8
64K x 9 SuperSync FIFO, 3.3V 72V281L10PFG8
The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72V281 is a 64K x 9 SuperSync FIFO memory with clocked read and write controls. It’s a functionally compatible version of the 72281 designed to run off a 3.3V supply for very low power consumption. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V281L10PFG8
Product Name 64K x 9 SuperSync FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 512 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74ACT2229 256 x 1 x 2 dual independent synchronous FIFO memories - SN74ACT2229DWR - Texas Instruments
Specs
Memory Category FIFO
Package Type SOIC
View Details
5 suppliers
Memory - 8 611 200 744 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
SDRAM - 2420770 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Number of Words 128000 k
View Details
Memory - RAM - MT5C1008DCJ-45/IT - 1221437-MT5C1008DCJ-45/IT - Win Source Electronics
Specs
Operating Temperature -40 C (-40 F)
Density 1000 kbits
Pins 32
View Details