Integrated Device Technology 2K x 18 SyncFIFO, 3.3V 72V235L20PF8

Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 18 SyncFIFO, 3.3V - 72V235L20PF8 - Integrated Device Technology
San Jose, CA, USA
2K x 18 SyncFIFO, 3.3V
72V235L20PF8
2K x 18 SyncFIFO, 3.3V 72V235L20PF8
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V235L20PF8
Product Name 2K x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 50 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory IC and Storage Component - 736-BQ2203APN - ERSAELECTRONICS PTE. LTD.
Specs
Memory Category SRAM Chip
Operating Temperature -40 to 85 C (-40 to 185 F)
Package Type Tube
View Details
2 suppliers
Logic - Logic - FIFOs Memory - AM7202A-50JC - 911372-AM7202A-50JC - Win Source Electronics
Specs
Memory Category FIFO
Operating Temperature 0 to 70 C (32 to 158 F)
Package Type PLCC; 32-PLCC (13.97x11.43)
View Details
2 suppliers
Memory - 40060212 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
Memory - SMJ44400 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 80 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details