Integrated Device Technology 2K x 18 SyncFIFO, 3.3V 72V235L15PF

Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 18 SyncFIFO, 3.3V - 72V235L15PF - Integrated Device Technology
San Jose, CA, USA
2K x 18 SyncFIFO, 3.3V
72V235L15PF
2K x 18 SyncFIFO, 3.3V 72V235L15PF
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V235L15PF
Product Name 2K x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - MT4C1004J - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 70 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
SDRAM - 1882632P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Density 2048000 kbits
View Details
Memory - 27S13A/BEA - Quarktwin Technology Ltd.
Rochester Electronics
Specs
Memory Category PROM; PROM
Access Time 40 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
SN74V235 2048 x 18 Synchronous FIFO Memory - SN74V235-7PAG - Texas Instruments
Specs
Memory Category FIFO
Package Type TQFP
View Details
5 suppliers