Integrated Device Technology 2K x 18 SyncFIFO, 3.3V 72V235L10PFG8

Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
2K x 18 SyncFIFO, 3.3V - 72V235L10PFG8 - Integrated Device Technology
San Jose, CA, USA
2K x 18 SyncFIFO, 3.3V
72V235L10PFG8
2K x 18 SyncFIFO, 3.3V 72V235L10PFG8
The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V235 is a 2K x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72235 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V235L10PFG8
Product Name 2K x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

 - AM7200-25JC - Rochester Electronics
Specs
Memory Category FIFO
Logic Family CMOS
Package Type PLCC; PLCC32
View Details
4 suppliers
CD40105B CMOS 4-Bit-by-16-Word FIFO Register - CD40105BE - Texas Instruments
Specs
Memory Category FIFO
Package Type PDIP,SO,TSSOP
View Details
5 suppliers
Flash Memory - 1882635 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Access Time 25000 ns
Number of Words 1024 k
View Details
Memory - 793.559-00 - Lingto Electronic Limited
Infineon Technologies AG
View Details