Integrated Device Technology 512 x 18 SyncFIFO, 3.3V 72V215L15PF

Description
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 18 SyncFIFO, 3.3V - 72V215L15PF - Integrated Device Technology
San Jose, CA, USA
512 x 18 SyncFIFO, 3.3V
72V215L15PF
512 x 18 SyncFIFO, 3.3V 72V215L15PF
The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V215 is a 512 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72215 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V215L15PF
Product Name 512 x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74ACT2228 256 x 1 x 2 dual independent synchronous FIFO memories - SN74ACT2228DW - Texas Instruments
Specs
Memory Category FIFO
Package Type SOIC
View Details
5 suppliers
Memory - 980000259 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
SDRAM - 2420776 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - MYXxxSMS0xGPS08PB-4108/x - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category MRAM; STT-MRAM
Operating Temperature -55 to 125 C (-67 to 257 F)
Density 32000000 kbits
View Details