Integrated Device Technology 512K x 9 SuperSync FIFO, 3.3V 72V2111L10PFG

Description
The 72V2111 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72V2111 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512K x 9 SuperSync FIFO, 3.3V - 72V2111L10PFG - Integrated Device Technology
San Jose, CA, USA
512K x 9 SuperSync FIFO, 3.3V
72V2111L10PFG
512K x 9 SuperSync FIFO, 3.3V 72V2111L10PFG
The 72V2111 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72V2111 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V2111L10PFG
Product Name 512K x 9 SuperSync FIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4096 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - AS8FLC1M32A - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category FLASH
Access Time 70 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
Memory - 7164L20TDB - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 20 ns
Density 64 kbits
View Details
Flash Memory - 1882557 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Access Time 25000 ns
Bits per Word 8 bits
View Details