Integrated Device Technology 256 x 18 SyncFIFO, 3.3V 72V205L15TFI8

Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
256 x 18 SyncFIFO, 3.3V - 72V205L15TFI8 - Integrated Device Technology
San Jose, CA, USA
256 x 18 SyncFIFO, 3.3V
72V205L15TFI8
256 x 18 SyncFIFO, 3.3V 72V205L15TFI8
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V205L15TFI8
Product Name 256 x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 6116LA15SOG - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 16 kbits
View Details
Flash Memory - 1882745P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Density 32000 kbits
Package Type USON
View Details
SN74S225 16 x 5 asynchronous FIFO memory - SN74S225N - Texas Instruments
Specs
Memory Category FIFO
Package Type PDIP
View Details
6 suppliers