Integrated Device Technology 256 x 18 SyncFIFO, 3.3V 72V205L15TF8

Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
256 x 18 SyncFIFO, 3.3V - 72V205L15TF8 - Integrated Device Technology
San Jose, CA, USA
256 x 18 SyncFIFO, 3.3V
72V205L15TF8
256 x 18 SyncFIFO, 3.3V 72V205L15TF8
The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72V205 is a 256 x 18 first-in, first-out memory with clocked read and write controls. It is a 3.3V version of the 72205 FIFO and is applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. It has 18-bit input and output ports. The Read Clock( RCLK ) can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V205L15TF8
Product Name 256 x 18 SyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 1882600 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Bits per Word 8 bits
View Details
SN74ACT2227 64 x 1 x 2 dual independent synchronous FIFO memories - SN74ACT2227DW - Texas Instruments
Specs
Memory Category FIFO
Package Type SOIC
View Details
5 suppliers
Memory - 2551483 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
Memory - AS27C010A - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category EPROM; UVEPROM
Access Time 41263 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details