Integrated Device Technology 4K x 9 AsyncFIFO, 3.3V 72V04L25JI8

Description
The 72V04 is a 4K x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 72V04 is a 4K x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
4K x 9 AsyncFIFO, 3.3V - 72V04L25JI8 - Integrated Device Technology
San Jose, CA, USA
4K x 9 AsyncFIFO, 3.3V
72V04L25JI8
4K x 9 AsyncFIFO, 3.3V 72V04L25JI8
The 72V04 is a 4K x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 72V04 is a 4K x 9 dual-port FIFO that operates at Vcc between 3.0V and 3.6V. The device will load and empty data on a first-in/first-out basis. It uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72V04L25JI8
Product Name 4K x 9 AsyncFIFO, 3.3V
Memory Category FIFO
Logic Family TTL
Access Time 25 ns
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Logic - FIFOs Memory - 67C4013-15NL - Lingto Electronic Limited
Specs
Data Rate 15 MHz
Operating Current 45 mA
View Details
SDRAM - 1882660P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Density 512000 kbits
View Details