Integrated Device Technology 128K x 18 / 256K x 9 TeraSync FIFO, 2.5V 72T18105L5BB

Description
The 72T18105 is a 128K x 18 / 256K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.
Datasheet
Description
The 72T18105 is a 128K x 18 / 256K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
128K x 18 / 256K x 9 TeraSync FIFO, 2.5V - 72T18105L5BB - Integrated Device Technology
San Jose, CA, USA
128K x 18 / 256K x 9 TeraSync FIFO, 2.5V
72T18105L5BB
128K x 18 / 256K x 9 TeraSync FIFO, 2.5V 72T18105L5BB
The 72T18105 is a 128K x 18 / 256K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.

The 72T18105 is a 128K x 18 / 256K x 9 TeraSync 2.5V FIFO memory with clocked read and write controls and a flexible Bus-Matching x18/x9 data flow. Bus-Matching TeraSync FIFOs are particularly appropriate for network, video, telecommunications, data communications and other applications that need to buffer large amounts of data and match busses of unequal sizes. There are two possible timing modes of operation with these devices: IDT Standard mode and First Word Fall Through mode.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72T18105L5BB
Product Name 128K x 18 / 256K x 9 TeraSync FIFO, 2.5V
Memory Category FIFO
Logic Family TTL
Data Rate 225 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 2048 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Integrated Circuits (ICs) - Memory - Memory - 10415FC10 - Acme Chip Technology Co., Limited
Specs
Memory Category Volatile; SRAM Chip
Cycle Time 10 ns
Density 1 kbits
View Details
2 suppliers
Memory - 40060167 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
SDRAM - 2420773 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Number of Words 64000 k
View Details
Memory - RAM - MT5C1009CW70L883C - 1219688-MT5C1009CW70L883C - Win Source Electronics
Specs
Memory Category SRAM Chip
Operating Temperature -55 C (-67 F)
Density 1000 kbits
View Details