Integrated Device Technology 4K x 9 DualSync FIFO, 5.0V 72841L10PF

Description
The 72841 is a 4K x 9 dual synchronous (clocked) FIFO . The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations such as: 2-level priority data buffering, Bidirectional operation, Width expansion and Depth expansion.
Datasheet
Description
The 72841 is a 4K x 9 dual synchronous (clocked) FIFO . The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations such as: 2-level priority data buffering, Bidirectional operation, Width expansion and Depth expansion.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
4K x 9 DualSync FIFO, 5.0V - 72841L10PF - Integrated Device Technology
San Jose, CA, USA
4K x 9 DualSync FIFO, 5.0V
72841L10PF
4K x 9 DualSync FIFO, 5.0V 72841L10PF
The 72841 is a 4K x 9 dual synchronous (clocked) FIFO . The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations such as: 2-level priority data buffering, Bidirectional operation, Width expansion and Depth expansion.

The 72841 is a 4K x 9 dual synchronous (clocked) FIFO . The device is functionally equivalent to two 72241 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins. Each of the two FIFOs has a 9-bit input data port and a 9-bit output data port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. The 72841 architecture lends itself to many flexible configurations such as: 2-level priority data buffering, Bidirectional operation, Width expansion and Depth expansion.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72841L10PF
Product Name 4K x 9 DualSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 36 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 51-02471V01-A - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
SDRAM - 1882632P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Density 2048000 kbits
View Details
Memory - AS5C2568 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category SRAM; SRAM Chip
Access Time 12 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details