Integrated Device Technology 1K x 18 DualSync FIFO, 5.0V 72825LB10PF8

Description
The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1K x 18 DualSync FIFO, 5.0V - 72825LB10PF8 - Integrated Device Technology
San Jose, CA, USA
1K x 18 DualSync FIFO, 5.0V
72825LB10PF8
1K x 18 DualSync FIFO, 5.0V 72825LB10PF8
The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72825 is a 1K x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72225 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72825LB10PF8
Product Name 1K x 18 DualSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 18 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 2420777 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
SN74V3690 32768 x 36 Synchronous FIFO Memory - SN74V3690-10PEU - Texas Instruments
Specs
Memory Category FIFO
Package Type LQFP
View Details
4 suppliers
 - 54S288AJ/B - Rochester Electronics
Rochester Electronics
Specs
Memory Category PROM
Package Type DIP; CDIP
View Details
4 suppliers
Memory - 170-0157-000 D - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers