Integrated Device Technology 512 x 18 DualSync FIFO, 5.0V 72815LB25PF

Description
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 18 DualSync FIFO, 5.0V - 72815LB25PF - Integrated Device Technology
San Jose, CA, USA
512 x 18 DualSync FIFO, 5.0V
72815LB25PF
512 x 18 DualSync FIFO, 5.0V 72815LB25PF
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72815LB25PF
Product Name 512 x 18 DualSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 40 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - SMJ4C1024 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 80 to 150 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
SDRAM - 2420772 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 20 ns
Number of Words 64000 k
View Details
Memory - 28C64A-35B/XA - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category EEPROM; EEPROM
Density 64 kbits
View Details
Memory - JBP28L42MJ - Quarktwin Technology Ltd.
Texas Instruments
Specs
Memory Category PROM; PROM
Access Time 110 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
2 suppliers