Integrated Device Technology 512 x 18 DualSync FIFO, 5.0V 72815LB10PF8

Description
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet
Description
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 18 DualSync FIFO, 5.0V - 72815LB10PF8 - Integrated Device Technology
San Jose, CA, USA
512 x 18 DualSync FIFO, 5.0V
72815LB10PF8
512 x 18 DualSync FIFO, 5.0V 72815LB10PF8
The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

The 72815 is a 512 x 18 First-In, First-Out memory with clocked read and write controls. It is functionally equivalent to two 72215 FIFOs in a single package with all associated control, data, and flag lines assigned to independent pins and would be applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. Each of the two FIFOs has an 18-bit input and output port. The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72815LB10PF8
Product Name 512 x 18 DualSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

Memory - 54F189DLQB - Quarktwin Technology Ltd.
Texas Instruments
Specs
Memory Category RAM
Access Time 32 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
2 suppliers
Memory - 71016S15YI - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 15 ns
Density 1000 kbits
View Details
Memory - 309977-128 01 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
Memory - AS8F512K32 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category FLASH
Access Time 70 to 150 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details