The 723656 is a 2K x 36 x 2 Triple Bus sync FIFO memory has two independent dual-port SRAM FIFOs on board each chip that can buffer data between a bidirectional 36-bit bus and two unidirectional 18-bit buses. FIFO data can be read and written using either 18-bit or 9-bit formats with a choice of Big- or Little-Endian configurations. Communication between each port may bypass the FIFOs via two mailbox registers. This device can operate in the IDT Standard mode or the first word fall through mode.
| Integrated Device Technology | |
|---|---|
| Product Category | Memory Chips |
| Product Number | 723656L15PF |
| Product Name | 2K x 36 x 2 Triple-Bus FIFO, 5.0V |
| Memory Category | FIFO |
| Logic Family | TTL |
| Data Rate | 66 MHz |
| Operating Temperature | 0 to 70 C (32 to 158 F) |
| Density | 144 kbits |
