Integrated Device Technology 16K x 9 SuperSync FIFO, 5.0V 72261LA15TFGI

Description
The 72261 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet
Description
The 72261 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)
Datasheet

Suppliers

Company
Product
Description
Supplier Links
16K x 9 SuperSync FIFO, 5.0V - 72261LA15TFGI - Integrated Device Technology
San Jose, CA, USA
16K x 9 SuperSync FIFO, 5.0V
72261LA15TFGI
16K x 9 SuperSync FIFO, 5.0V 72261LA15TFGI
The 72261 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

The 72261 is a 16K x 9 SuperSync FIFO memory with clocked read and write controls. The Frequency Select pin ( FS ) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK , is running at the higher frequency. The period required by the retransmit operation and the first word data latency period is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72261LA15TFGI
Product Name 16K x 9 SuperSync FIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature -40 to 85 C (-40 to 185 F)
Density 144 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 2420777P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - 16-3791-01 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
Memory - AS58LC1001 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category EEPROM; EEPROM
Access Time 250 to 300 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
Logic - FIFOs Memory - 67C401-10NL - Lingto Electronic Limited
Specs
Data Rate 10 MHz
Operating Current 35 mA
View Details