Integrated Device Technology 512 x 18 SyncFIFO, 5.0V 72215LB10PFG

Description
The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.
Datasheet
Description
The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 18 SyncFIFO, 5.0V - 72215LB10PFG - Integrated Device Technology
San Jose, CA, USA
512 x 18 SyncFIFO, 5.0V
72215LB10PFG
512 x 18 SyncFIFO, 5.0V 72215LB10PFG
The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.

The 72215 is a 512 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72215LB10PFG
Product Name 512 x 18 SyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 100 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

CD54HC40105 High Speed CMOS Logic 4-Bit by 16-Word FIFO Register - CD54HC40105F3A - Texas Instruments
Specs
Memory Category FIFO
Package Type CDIP
View Details
3 suppliers
Memory - 16-1004144-01 - Quarktwin Technology Ltd.
Infineon Technologies AG
View Details
2 suppliers
Flash Memory - 1712234P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category Flash
Density 64000 kbits
Package Type SOIC; SOIC
View Details
Memory - MYX4DDR3L128M16JTBG - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DDR3
Access Time 1.25 ns
Operating Temperature -40 to 95 C (-40 to 203 F)
View Details