Integrated Device Technology 256 x 18 SyncFIFO, 5.0V 72205LB15J

Description
The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.
Datasheet
Description
The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
256 x 18 SyncFIFO, 5.0V - 72205LB15J - Integrated Device Technology
San Jose, CA, USA
256 x 18 SyncFIFO, 5.0V
72205LB15J
256 x 18 SyncFIFO, 5.0V 72205LB15J
The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.

The 72205 is a 256 x 8 First-In, First-Out memory with clocked read and write controls and would be useful for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication. These FIFOs have 18-bit input and output ports. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. These devices are depth expandable using a Daisy-Chain technique.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 72205LB15J
Product Name 256 x 18 SyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Data Rate 66 MHz
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 2420776 - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 0.4000 ns
Number of Words 64000 k
View Details
Memory - AS29F040 - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category FLASH
Access Time 55 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
 - 27S29AJC - Rochester Electronics
Rochester Electronics
Specs
Memory Category PROM
Package Type PLCC; PLCC
View Details
4 suppliers