Integrated Device Technology 1K x 9 AsyncFIFO, 5.0V 7202LA50J8

Description
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1K x 9 AsyncFIFO, 5.0V - 7202LA50J8 - Integrated Device Technology
San Jose, CA, USA
1K x 9 AsyncFIFO, 5.0V
7202LA50J8
1K x 9 AsyncFIFO, 5.0V 7202LA50J8
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 7202LA50J8
Product Name 1K x 9 AsyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Access Time 50 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74V293 65536 x 18 Synchronous FIFO Memory - SN74V293-6PZA - Texas Instruments
Specs
Memory Category FIFO
Package Type BGA MICROSTAR,LQFP
View Details
6 suppliers
Memory - 71256L35YI - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 35 ns
Density 256 kbits
View Details
Memory - 1832512095903 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
5V Memory IC and Storage Component - 774-MT5C1008CW-45/883C - ERSAELECTRONICS PTE. LTD.
Specs
Memory Category SRAM Chip
Operating Temperature -55 C (-67 F)
Density 1000 kbits
View Details
2 suppliers