Integrated Device Technology 1K x 9 AsyncFIFO, 5.0V 7202LA12JG

Description
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
1K x 9 AsyncFIFO, 5.0V - 7202LA12JG - Integrated Device Technology
San Jose, CA, USA
1K x 9 AsyncFIFO, 5.0V
7202LA12JG
1K x 9 AsyncFIFO, 5.0V 7202LA12JG
The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 7202 is a 1K x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 7202LA12JG
Product Name 1K x 9 AsyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Access Time 12 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 9 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SN74ACT7803 512 x 18 synchronous FIFO memory - SN74ACT7803-15DL - Texas Instruments
Specs
Memory Category FIFO
View Details
5 suppliers
Memory - 5962-9232404MYA - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category NVSRAM; SRAM Chip
Access Time 55 ns
Density 64 kbits
View Details
Memory - 1882457 - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
5V Memory IC and Storage Component - 774-MT5C1009CW70L883C - ERSAELECTRONICS PTE. LTD.
Specs
Memory Category SRAM Chip
Operating Temperature -55 C (-67 F)
Density 1000 kbits
View Details
2 suppliers