Integrated Device Technology 512 x 9 AsyncFIFO, 5.0V 7201LA35J8

Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 9 AsyncFIFO, 5.0V - 7201LA35J8 - Integrated Device Technology
San Jose, CA, USA
512 x 9 AsyncFIFO, 5.0V
7201LA35J8
512 x 9 AsyncFIFO, 5.0V 7201LA35J8
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 7201LA35J8
Product Name 512 x 9 AsyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Access Time 35 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

SDRAM - 1882660P - RS Components, Ltd.
RS Components, Ltd.
Specs
Memory Category DRAM Chip
Access Time 5 ns
Density 512000 kbits
View Details
Memory - MT4C1004J - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 70 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details
 - 27LS00PC - Rochester Electronics
Rochester Electronics
Specs
Memory Category SRAM Chip
Package Type DIP; PDIP
View Details
3 suppliers
SN54ABT7819 512 x 18 x 2 Synchronous Bidirectional FIFO Memory - 5962-9470401QXA - Texas Instruments
Specs
Memory Category FIFO
Package Type CPGA
View Details
3 suppliers