Integrated Device Technology 512 x 9 AsyncFIFO, 5.0V 7201LA20J

Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet
Description
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Datasheet

Suppliers

Company
Product
Description
Supplier Links
512 x 9 AsyncFIFO, 5.0V - 7201LA20J - Integrated Device Technology
San Jose, CA, USA
512 x 9 AsyncFIFO, 5.0V
7201LA20J
512 x 9 AsyncFIFO, 5.0V 7201LA20J
The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

The 7201 is a 512 x 9 dual-port FIFO memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow. It has a Retransmit ( RT ) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW . It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Supplier's Site Datasheet

Technical Specifications

  Integrated Device Technology
Product Category Memory Chips
Product Number 7201LA20J
Product Name 512 x 9 AsyncFIFO, 5.0V
Memory Category FIFO
Logic Family TTL
Access Time 20 ns
Operating Temperature 0 to 70 C (32 to 158 F)
Density 4 kbits
Unlock Full Specs
to access all available technical data

Similar Products

CD40105B CMOS 4-Bit-by-16-Word FIFO Register - CD40105BE - Texas Instruments
Specs
Memory Category FIFO
Package Type PDIP,SO,TSSOP
View Details
5 suppliers
Memory - 71016S12PHGI - Lingto Electronic Limited
Rochester Electronics
Specs
Memory Category SRAM; SRAM Chip
Access Time 12 ns
Density 1000 kbits
View Details
Memory - 51-36399Z01-A - Lingto Electronic Limited
Infineon Technologies AG
View Details
2 suppliers
Memory - MT4C4001J - Micross Components, Inc.
Micross Components, Inc.
Specs
Memory Category DRAM; DRAM Chip
Access Time 70 to 120 ns
Operating Temperature -55 to 125 C (-67 to 257 F)
View Details