Nexperia B.V. 16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state 74LVCH16374ADGG-QJ

Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state - 74LVCH16374ADGG-QJ - Nexperia B.V.
Nijmegen, Netherlands
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
74LVCH16374ADGG-QJ
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state 74LVCH16374ADGG-QJ
The 74LVC16374A-Q100; 74LVCH16374A-Q100 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bits. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the flip-flops . Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Features and benefits Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 °C to +85 °C and from -40 °C to +125 °C Overvoltage tolerant inputs to 5.5 V Wide supply voltage range from 1.2 V to 3.6 V CMOS low power dissipation Multibyte flow-through standard pinout architecture Low inductance multiple supply pins for minimum noise and ground bounce Direct interface with TTL levels All data inputs have bus hold (74LVCH16374A-Q100 only) High-impedance outputs when VCC = 0 V Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V) ESD protection: MIL-STD-883, method 3015 exceeds 2000 V HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)

The 74LVC16374A-Q100; 74LVCH16374A-Q100 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. The device features two clocks (1CP and 2CP) and two output enables (1OE and 2OE), each controlling 8-bits. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (nCP) transition. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Operation of the nOE input does not affect the state of the flip-flops . Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Overvoltage tolerant inputs to 5.5 V
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power dissipation
  • Multibyte flow-through standard pinout architecture
  • Low inductance multiple supply pins for minimum noise and ground bounce
  • Direct interface with TTL levels
  • All data inputs have bus hold (74LVCH16374A-Q100 only)
  • High-impedance outputs when VCC = 0 V
  • Complies with JEDEC standard:
    • JESD8-7A (1.65 V to 1.95 V)
    • JESD8-5A (2.3 V to 2.7 V)
    • JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • MIL-STD-883, method 3015 exceeds 2000 V
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V (C = 200 pF; R = 0 Ω)
Supplier's Site Datasheet
Integrated Circuits (ICs) - Logic - Flip Flops - 74LVCH16374ADGG-QJ - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Flip Flops
74LVCH16374ADGG-QJ
Integrated Circuits (ICs) - Logic - Flip Flops 74LVCH16374ADGG-QJ
IC FF D-TYPE DUAL 8BIT 48TSSOP

IC FF D-TYPE DUAL 8BIT 48TSSOP

Supplier's Site
Logic - Flip Flops - 74LVCH16374ADGG-QJ - Lingto Electronic Limited
Shenzhen, China
Logic - Flip Flops
74LVCH16374ADGG-QJ
Logic - Flip Flops 74LVCH16374ADGG-QJ
IC FF D-TYPE DUAL 8BIT 48TSSOP

IC FF D-TYPE DUAL 8BIT 48TSSOP

Supplier's Site Datasheet
Flip Flops - 1727-74LVCH16374ADGG-QJCT-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet
Flip Flops - 1727-74LVCH16374ADGG-QJDKR-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet
Flip Flops - 1727-74LVCH16374ADGG-QJTR-ND - DigiKey
Thief River Falls, MN, United States
Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet
Flip Flops - 74LVCH16374ADGG-QJ - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Flip Flop 2 Element D-Type 8 Bit Positive Edge 48-TFSOP (0.240", 6.10mm Width)

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. Shenzhen Shengyu Electronics Technology Limited Lingto Electronic Limited DigiKey Quarktwin Technology Ltd.
Product Category Flip-Flops Flip-Flops Flip-Flops Flip-Flops Flip-Flops
Product Number 74LVCH16374ADGG-QJ 74LVCH16374ADGG-QJ 74LVCH16374ADGG-QJ 1727-74LVCH16374ADGG-QJCT-ND 74LVCH16374ADGG-QJ
Product Name 16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state Integrated Circuits (ICs) - Logic - Flip Flops Logic - Flip Flops Flip Flops Flip Flops
Flip-Flop Type D D D
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6 1.65V ~ 3.6V 3.6V; 1.65V ~ 3.6V
Output Characteristics 3-State 3-State
Features ESD Protection
Propagation Delay 3.8 ns 5.4 ns
Unlock Full Specs
to access all available technical data

Similar Products

16-bit edge-triggered D-type flip-flop with 30 Ohm series termination resistors; 5 V input/output tolerant; 3-state - 74LVCH162374ADGG:1 - Nexperia B.V.
Specs
Flip-Flop Type D
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6
Output Characteristics 3-State
View Details
6 suppliers
Octal D-type flip-flop with data enable; positive-edge trigger - 74LVC377D,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 1.2 - 3.6
View Details
7 suppliers
Hex D-type flip-flop with reset; positive-edge trigger - 74HCT174D-Q100J - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 5V; 4.5 - 5.5
View Details
5 suppliers
Dual D-type flip-flop with set and reset; positive-edge trigger - 74LV74D,118 - Nexperia B.V.
Specs
Flip-Flop Type D
Triggering Positive-edge Triggered
Supply Voltage 1.2V; 1.5V; 1.8V; 2.5V; 3V; 3.3V; 3.6V; 5V; 1.0 - 5.5
View Details
6 suppliers