Nexperia B.V. 8-bit parallel-in/serial out shift register with Schmitt-trigger inputs 74HCS165DJ

Description
The 74HCS165 is an 8-bit serial or parallel-in/serial-o ut shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Storage register with 3-state outputs Shift register with direct clear Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage
Request a Quote Datasheet
Description
The 74HCS165 is an 8-bit serial or parallel-in/serial-o ut shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Storage register with 3-state outputs Shift register with direct clear Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
8-bit parallel-in/serial out shift register with Schmitt-trigger inputs - 74HCS165DJ - Nexperia B.V.
Nijmegen, Netherlands
8-bit parallel-in/serial out shift register with Schmitt-trigger inputs
74HCS165DJ
8-bit parallel-in/serial out shift register with Schmitt-trigger inputs 74HCS165DJ
The 74HCS165 is an 8-bit serial or parallel-in/serial-o ut shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V Schmitt-trigger inputs Low power consumption Typical supply current (ICC) of 100 nA Typical input leakage current (II) of ±10 nA ±7.8 mA output drive at 6 V 8-bit serial input and 8-bit serial or parallel output Storage register with 3-state outputs Shift register with direct clear Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD7A (2.0 V to 6.0 V) Applications Parallel-to-serial data conversion Remote control holding register Output expansion LED matrix control 7-segment display control 8-bit data storage

The 74HCS165 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PLis HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CEwill disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

All inputs are Schmitt-trigger inputs, capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

Features and benefits

  • Wide supply voltage range from 2.0 V to 6.0 V
  • Schmitt-trigger inputs
  • Low power consumption
    • Typical supply current (ICC) of 100 nA
    • Typical input leakage current (II) of ±10 nA
  • ±7.8 mA output drive at 6 V
  • 8-bit serial input and 8-bit serial or parallel output
  • Storage register with 3-state outputs
  • Shift register with direct clear
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD7A (2.0 V to 6.0 V)

Applications

  • Parallel-to-serial data conversion
  • Remote control holding register
  • Output expansion
  • LED matrix control
  • 7-segment display control
  • 8-bit data storage
Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V.
Product Category Shift Registers
Product Number 74HCS165DJ
Product Name 8-bit parallel-in/serial out shift register with Schmitt-trigger inputs
Register Type Parallel In / Serial Out
Unlock Full Specs
to access all available technical data

Similar Products

Shift Registers - 74HCT164DB,118-ND - DigiKey
Specs
Register Type Serial In / Parallel Out
Supply Voltage 4.5V ~ 5.5V
Output Characteristics Push-Pull
View Details
4 suppliers
Logic - Logic - Shift Registers - NPIC6C595BQ-Q100,1 - 790778-NPIC6C595BQ-Q100,1 - Win Source Electronics
Specs
Supply Voltage 4.5 V ~ 5.5 V
Output Characteristics Open-drain; Open Drain
Number of units in IC 1
View Details
6 suppliers
8-bit shift register with output register - 74AHC594D-Q100,118 - Nexperia B.V.
Specs
Supply Voltage +7.0
Features ESD Protection
Package Type Other; SOT109-1 SOT109-1
View Details
6 suppliers
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state - 74HCT595PW,118 - Nexperia B.V.
Specs
Supply Voltage +7
Output Characteristics 3-State
Package Type Other; SOT403-1 SOT403-1
View Details
8 suppliers