Nexperia B.V. Octal D-type transparent latch; 3-state 74HC573BQ,115

Description
The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OEcauses the outputs to assume a high-impedance OFF-state. Operation of the OEinput does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Input levels: For 74HC573: CMOS level For 74HCT573: TTL level Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors and microcomputers 3-state non-inverting outputs for bus-oriented applications Common 3-state output enable input Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Request a Quote Datasheet
Description
The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OEcauses the outputs to assume a high-impedance OFF-state. Operation of the OEinput does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Input levels: For 74HC573: CMOS level For 74HCT573: TTL level Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors and microcomputers 3-state non-inverting outputs for bus-oriented applications Common 3-state output enable input Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
Octal D-type transparent latch; 3-state - 74HC573BQ,115 - Nexperia B.V.
Nijmegen, Netherlands
Octal D-type transparent latch; 3-state
74HC573BQ,115
Octal D-type transparent latch; 3-state 74HC573BQ,115
The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OEcauses the outputs to assume a high-impedance OFF-state. Operation of the OEinput does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Features and benefits Wide supply voltage range from 2.0 V to 6.0 V CMOS low power dissipation High noise immunity Input levels: For 74HC573: CMOS level For 74HCT573: TTL level Inputs and outputs on opposite sides of package allowing easy interface with microprocessors Useful as input or output port for microprocessors and microcomputers 3-state non-inverting outputs for bus-oriented applications Common 3-state output enable input Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Multiple package options Specified from -40 °C to +85 °C and from -40 °C to +125 °C

The 74HC573; 74HCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OEcauses the outputs to assume a high-impedance OFF-state. Operation of the OEinput does not affect the state of the latches. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features and benefits

  • Wide supply voltage range from 2.0 V to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Input levels:
    • For 74HC573: CMOS level
    • For 74HCT573: TTL level
  • Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
  • Useful as input or output port for microprocessors and microcomputers
  • 3-state non-inverting outputs for bus-oriented applications
  • Common 3-state output enable input
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Supplier's Site Datasheet
Latches - 1727-3323-6-ND - DigiKey
Thief River Falls, MN, United States
D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

Buy Now Datasheet
Latches - 1727-3323-1-ND - DigiKey
Thief River Falls, MN, United States
D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

Buy Now Datasheet
Latches - 1727-3323-2-ND - DigiKey
Thief River Falls, MN, United States
D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

Buy Now Datasheet
Latch, D Type Transparent, -40To125Deg C Rohs Compliant Nexperia - 74AH2479 - Newark, An Avnet Company
Chicago, IL, United States
Latch, D Type Transparent, -40To125Deg C Rohs Compliant Nexperia
74AH2479
Latch, D Type Transparent, -40To125Deg C Rohs Compliant Nexperia 74AH2479
LATCH, D TYPE TRANSPARENT, -40TO125DEG C ROHS COMPLIANT: YES

LATCH, D TYPE TRANSPARENT, -40TO125DEG C ROHS COMPLIANT: YES

Supplier's Site Datasheet
Latches - 74HC573BQ,115 - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

D-Type Transparent Latch 1 Channel 8:8 IC Tri-State 20-DHVQFN (4.5x2.5)

Buy Now Datasheet
Integrated Circuits (ICs) - Logic - Latches - 74HC573BQ,115 - Shenzhen Shengyu Electronics Technology Limited
Futian, China
Integrated Circuits (ICs) - Logic - Latches
74HC573BQ,115
Integrated Circuits (ICs) - Logic - Latches 74HC573BQ,115
IC D-TYPE TRANSP SGL 8:8 20HVQFN

IC D-TYPE TRANSP SGL 8:8 20HVQFN

Supplier's Site
Logic - Latches - 74HC573BQ,115 - Lingto Electronic Limited
Shenzhen, China
Logic - Latches
74HC573BQ,115
Logic - Latches 74HC573BQ,115
IC OCTAL D TRANSP LATCH 20DHVQFN

IC OCTAL D TRANSP LATCH 20DHVQFN

Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V. DigiKey Newark, An Avnet Company Quarktwin Technology Ltd. Shenzhen Shengyu Electronics Technology Limited Lingto Electronic Limited
Product Category Logic Latches Logic Latches Logic Latches Logic Latches Logic Latches Logic Latches
Product Number 74HC573BQ,115 1727-3323-6-ND 74AH2479 74HC573BQ,115 74HC573BQ,115 74HC573BQ,115
Product Name Octal D-type transparent latch; 3-state Latches Latch, D Type Transparent, -40To125Deg C Rohs Compliant Nexperia Latches Integrated Circuits (ICs) - Logic - Latches Logic - Latches
Latch Type Transparent-D Transparent-D D; Transparent-D
Output Characteristics 3-State 3-State
Features ESD Protection
Supply Voltage +7 2V ~ 6V 2V ~ 6V
Package Type SOT764-1 SOT764-1 20-VFQFN Exposed Pad 20-VFQFN Exposed Pad
Unlock Full Specs
to access all available technical data

Similar Products

Latches - 74LVC373ADB,118-ND - DigiKey
Specs
Latch Type Transparent-D
Output Characteristics 3-State
Supply Voltage 1.2V ~ 3.6V
View Details
4 suppliers
Latches - 1727-6697-2-ND - DigiKey
Specs
Latch Type Transparent-D
Output Characteristics 3-State
Supply Voltage 2.7V ~ 3.6V
View Details
4 suppliers
Latches - 74LVT16373ADGG,518-ND - DigiKey
Specs
Latch Type Transparent-D
Output Characteristics 3-State
Supply Voltage 2.7V ~ 3.6V
View Details
5 suppliers
Latches - 74LVCH16373ADGG,11-ND - DigiKey
Specs
Latch Type Transparent-D
Output Characteristics 3-State
Supply Voltage 1.2V ~ 3.6V
View Details
4 suppliers