Nexperia B.V. 16-bit registered transceiver; 3-state 74ALVCH16952DGGS

Description
The 74ALVCH16952 consists of two sections, each containing a dual octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the clock (nCPAB and nCPBA) provided that the clock enable (nCEAB and nCEBA) is LOW. The data is then present at the output buffers, but is only accessible when the output enable input (nOEAB and nOEBA) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. Features and benefits CMOS low-power consumption MULTIBYTE™ flow-through pinout architecture Low inductance, multiple center power and ground pins for minimum noise and ground bounce Direct interface with TTL levels Output drive capability 50 Ω transmission lines at 85 °C Complies with JEDEC standard JESD8-B ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
16-bit registered transceiver; 3-state - 74ALVCH16952DGGS - Nexperia B.V.
Nijmegen, Netherlands
16-bit registered transceiver; 3-state
74ALVCH16952DGGS
16-bit registered transceiver; 3-state 74ALVCH16952DGGS
The 74ALVCH16952 consists of two sections, each containing a dual octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the clock (nCPAB and nCPBA) provided that the clock enable (nCEAB and nCEBA) is LOW. The data is then present at the output buffers, but is only accessible when the output enable input (nOEAB and nOEBA) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs. Features and benefits CMOS low-power consumption MULTIBYTE™ flow-through pinout architecture Low inductance, multiple center power and ground pins for minimum noise and ground bounce Direct interface with TTL levels Output drive capability 50 Ω transmission lines at 85 °C Complies with JEDEC standard JESD8-B ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C

The 74ALVCH16952 consists of two sections, each containing a dual octal non-inverting registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the clock (nCPAB and nCPBA) provided that the clock enable (nCEAB and nCEBA) is LOW. The data is then present at the output buffers, but is only accessible when the output enable input (nOEAB and nOEBA) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

Features and benefits

  • CMOS low-power consumption
  • MULTIBYTE™ flow-through pinout architecture
  • Low inductance, multiple center power and ground pins for minimum noise and ground bounce
  • Direct interface with TTL levels
  • Output drive capability 50 Ω transmission lines at 85 °C
  • Complies with JEDEC standard JESD8-B
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C
Supplier's Site Datasheet
Buffers, Drivers, Receivers, Transceivers - 74ALVCH16952DGGS - Quarktwin Technology Ltd.
Shenzhen, Guangdong, China
Buffers, Drivers, Receivers, Transceivers
74ALVCH16952DGGS
Buffers, Drivers, Receivers, Transceivers 74ALVCH16952DGGS
Transceiver, Non-Inverting 2 Element 8 Bit per Element 3-State Output 56-TSSOP

Transceiver, Non-Inverting 2 Element 8 Bit per Element 3-State Output 56-TSSOP

Buy Now Datasheet

Technical Specifications

  Nexperia B.V. Quarktwin Technology Ltd.
Product Category RF Transmitters RF Transceivers
Product Number 74ALVCH16952DGGS 74ALVCH16952DGGS
Product Name 16-bit registered transceiver; 3-state Buffers, Drivers, Receivers, Transceivers
Package Type SOT364-1 Surface Mount; 56-TFSOP (0.240\", 6.10mm Width)
Unlock Full Specs
to access all available technical data

Similar Products

Buffers, Drivers, Receivers, Transceivers - 74VHC245PW,118 - Quarktwin Technology Ltd.
Specs
Package Type Surface Mount; 20-TSSOP (0.173\", 4.40mm Width)
Features RoHS
Operating Temperature -40.0 to 125.0 C (-40.0 to 257.0 F)
View Details
3 suppliers
3.3 V octal transceiver with direction pin; 3-state - 74LVT245BD,112 - Nexperia B.V.
Specs
Package Type SOT163-1
Operating Temperature -40.0 to 85.0 C (-40.0 to 185.0 F)
Operating Frequency 150 MHz
View Details
2 suppliers
Octal transceiver with direction pin; 3-state - 74ABT245PW,118 - Nexperia B.V.
Specs
Package Type SOT360-1
Features RoHS
Operating Temperature -40.0 to 85.0 C (-40.0 to 185.0 F)
View Details
2 suppliers
16-bit bus transceiver with 30 Ohm series termination resistors; 3-state - 74ABT162245ADGG:11 - Nexperia B.V.
Specs
Package Type SOT362-1
Features RoHS
Operating Temperature -40.0 to 85.0 C (-40.0 to 185.0 F)
View Details
2 suppliers