Nexperia B.V. 16-bit bus transceiver/register; 3-state 74ALVCH16646DGG:11

Description
The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both. The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode) data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW). In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may be stored in the ‘A’ register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time. To ensure the high impedance state during power up or power down, nOE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/curr ent-sourcing capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Features and benefits Wide supply voltage range of 2.3 V to 3.6 V CMOS low power consumption MULTIBYTE™ flow-through standard pin-out architecture Low inductance multiple VCC and GND pins for minimize noise and ground bounce Bushold on all data inputs Current drive ±24 mA at VCC = 3.0 V. Direct interface with TTL levels Output drive capability 50 Ω transmission lines at 85 °C Complies with JEDEC standards: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C
Request a Quote Datasheet

Suppliers

Company
Product
Description
Supplier Links
16-bit bus transceiver/register; 3-state - 74ALVCH16646DGG:11 - Nexperia B.V.
Nijmegen, Netherlands
16-bit bus transceiver/register; 3-state
74ALVCH16646DGG:11
16-bit bus transceiver/register; 3-state 74ALVCH16646DGG:11
The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both. The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode) data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW). In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may be stored in the ‘A’ register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time. To ensure the high impedance state during power up or power down, nOE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/curr ent-sourcing capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Features and benefits Wide supply voltage range of 2.3 V to 3.6 V CMOS low power consumption MULTIBYTE™ flow-through standard pin-out architecture Low inductance multiple VCC and GND pins for minimize noise and ground bounce Bushold on all data inputs Current drive ±24 mA at VCC = 3.0 V. Direct interface with TTL levels Output drive capability 50 Ω transmission lines at 85 °C Complies with JEDEC standards: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C/JESD36 (2.7 V to 3.6 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V Specified from -40 °C to +85 °C

The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both. The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode) data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW). In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may be stored in the ‘A’ register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time.

To ensure the high impedance state during power up or power down, nOE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Features and benefits

  • Wide supply voltage range of 2.3 V to 3.6 V
  • CMOS low power consumption
  • MULTIBYTE™ flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimize noise and ground bounce
  • Bushold on all data inputs
  • Current drive ±24 mA at VCC = 3.0 V.
  • Direct interface with TTL levels
  • Output drive capability 50 Ω transmission lines at 85 °C
  • Complies with JEDEC standards:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C
Supplier's Site Datasheet

Technical Specifications

  Nexperia B.V.
Product Category IC Interfaces
Product Number 74ALVCH16646DGG:11
Product Name 16-bit bus transceiver/register; 3-state
Technology TTL
Unlock Full Specs
to access all available technical data

Similar Products

Hex inverting Schmitt trigger - 74AHCT14PW-Q100,11 - Nexperia B.V.
Specs
Technology TTL
Features RoHS
Supply Voltage 5V; Other; 4.5 - 5.5
View Details
Triple inverting Schmitt trigger - 74AHC3G14DP-Q100H - Nexperia B.V.
Specs
Technology CMOS
Features RoHS
Supply Voltage 2.5V; 2.7V; 3V; 3.3V; 3.6V; 5V; Other; 2.0 - 5.5
View Details
Hex inverter - 74ABT04PW,118 - Nexperia B.V.
Specs
Technology TTL
Features RoHS
Supply Voltage 5V; Other; 4.5 - 5.5
View Details
Bus buffer/line driver; 3-state - 74AHC1G126GW/C4H - Nexperia B.V.
Specs
Technology CMOS
Device Type Buffer
Supply Voltage 2.5V; 2.7V; 3V; 3.3V; 3.6V; 5V; Other; 2.0 - 5.5
View Details