Nexperia B.V. Quad 2-input multiplexer 74AHC157D,118

The 74AHC/AHCT157 are high-speed Si-gate CMOS devices and are pin compatible with Low Power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC/AHCT157 are quad 2-input multiplexer which select 4 bits of data from two sources under the control of a common data select input (S). The enable input (E) is active LOW. When Eis HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the 74AHC/AHCT157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common. The 74AHC/AHCT157 is logic implementation of a 4-pole, 2-position switch, where the position of the switch is determine by the logic levels applied to S.

The logic equations are:

• 1Y = E× (1I1 × S + 1I0 × S)
• 2Y = E× (2I1 × S + 2I0 × S)
• 3Y = E× (3I1 × S + 3I0 × S)
• 4Y = E× (4I1 × S + 4I0 × S)

Features and benefits

• Balanced propagation delays
• All inputs have a Schmitt-trigger action
• Inputs accepts voltages higher than V_CC
• Multiple input enable for easy expansion
• Ideal for memory chip select decoding
• For 74AHC157 only: operates with CMOS input levels
• For 74AHCT157 only: operates with TTL input levels
• ESD protection:
• HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
• CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Multiple package options
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Multiplexer, AHC/VHC/H/U/V Series, 4-Func, 2 Line Input, 1 Line Output, True Output, CMOS, PDSO16